The verilog code on the opposite page, although also functionally equivalent to the previous code, now reflects a different and more compact way of representing the multiplexer function. We here introduce verilog's combinatorial conditional construct, eliminating the "in\_3\_bus" intermediate signal of the previous example in the process. The assign statement reads as such: "when in\_3\_bus (the select control) is high, select in\_2, else select in\_1." This works very much like a limited version of the familiar IF/THEN statement of other languages.

All of the combinatorial and bus reconstruction shown in the module above is implemented in one assignment in the code on the opposite page. Here we introduce bus concatenation, which is defined by a single set of braces. I have arranged the concatenation elements vertically on separate lines for clarity, but they could all be included on the same (albeit somewhat long) line, still separated by commas. Note that the MS element is always first (i.e., next to the left-most brace), while the LS element is always last (next to the right-most brace. Notice also that the first and last elements here comprise two bits, and that the two middle elements (each one bit) are the result of combinatorial operations.

"most significant"

"least significant"

page 14


The body of the always-block has now become more complicated as we introduce if/else conditional statements to accommodate the reset. Any time "reset" his high, "out\_1" is forced to zero. Since this happens as soon as reset goes active (reset is part of the sensitivity list), and at every rising clock edge, you can see that this effects an asynchronous clear. When reset is

20

## Verilog by Example

We now introduce a few common state-type operations to show how increasingly sophisticated register-based functions are implemented in always-blocks. A four-bit counter is enabled by a "start" event, and stopped by a "stop" event. The SR flop allows the start and stop events to be short, e.g. one-clock pulses, rather than a continuously enabling flag. Additionally, for further illustration, we delay the start signal two clocks and send it out.

You'll notice that we have not shown the asynchronous reset. This is done for clarity; from this point forward it is assumed. It is implemented in the code, and always will be (in this book).



SR flop and counter

```
// SR flop and counter
module srflop n cntr ( clk,
                   reset,
                   start,
                   stop,
                   count
                  );
   input
              clk;
   input
               reset:
   input
               start;
   input
               stop;
   output [3:0] count;
   output
              stop d2;
   reg
            cnt en;
   reg [3:0] count;
   reg
            stop d1;
            stop d2;
   reg
   // ----- Design implementation -----
   // SR flop
   always @ ( posedge clk or posedge reset )
    begin
      if ( reset )
        cnt en <= 1'b0;
      else if ( start )
        cnt en <= 1'b1;
      else if ( stop )
        cnt en <= 1'b0;
     end
```

end endmodule

#### SR flop and counter

The last always-block implements the two sequential delays. The points to note here are that multiple register signals can be grouped into the same always-block (when it makes sense), and that additional begin/end block boundaries are needed around each pair of signal assignments. Without these, the synthesis software might interpret, for example, that "stop\_d2 = stop\_1" is not associated with the "else," but stands alone.

Finally, we should note that the three always-blocks could be collected together into one. This is shown on the next page.

```
// Single-port Memory
   module single port mem
           (clk,
             reset,
             data io,
             address,
             wr en,
             rd
           );
                    clk;
       input
       input
                    reset;
       inout [15:0] data io; //new I/O type
       input [9:0] address;
       input
                     wr en;
       input
                    rd;
       req [15:0]
                     memory[0:1023];
                    dat out; data out
       reg [15:0]
       reg
       // ----- Design implementation -----
       // Memory
       11
       always @ ( posedge clk )
        begin
          if (wr en)
            memory[address] <= data io;
data out dat out } = memory[address];
          rd d1 <= rd;
         end
       assign data io = rd_d1 ? data out : 16'bz;
   endmodule
                  Single-port Memory
```

```
// Clock Buffer
module clock buffer
       ( reset,
         clk in,
         dat in,
        dat out
       );
   input
               reset;
               clk ; clk in
   input
               dat in;
   input
   output
               dat out;
   wire
            clk;
            dat out;
   reg
```

60

```
signed values: Verilog-2001 added "signed" types to regs are
constants. This defines the value as signed, two's-complement. A
signed reg declaration might look like:
    reg signed [31:0] data val;
and a signed constant might be:
    parameter signed [7:0] WIDTH = 8'h56;
Inputs and outputs associated with signed regs would be:
    input signed [31:0] data val;
    output signed [31:0] data val;
```